Automatic Function In Verilog