Automatic Function In System Verilog Interview