Automatic Function In System Verilog