Write A Verilog Dataflow Model For Full Adder