Why Full Adder Preferred Over Half Adder Verilog