While Loop System Verilog