What Is Verilog Case 1