What Is Array In Verilog