Weighted Round Robin Verilog