Verilog Variable Plus Variable Math Meaning Of Mode