Verilog Variable Plus Variable Math Meaning