Verilog Variable Plus Variable Math Definition