Verilog Variable Plus Variable Math