Verilog Variable Plus Another Variable Expenses