Verilog Variable Plus Another Variable