Verilog Unpacked Constant Array