Verilog Unpacked Array Initialization Syntax