Verilog Unpacked Array Initialization Python