Verilog Unpacked Array Initialization In Cpp