Verilog Unpacked Array Initialization Example Resume