Verilog Unpacked Array Initialization Example