Verilog Unpacked Array Initialization Cpp