Verilog Unpacked Array Initialization And Declaration