Verilog Unpacked Array Initialization