Verilog Unpacked Array Assignment