Verilog Unpacked Array