Verilog Signed Comparison