Verilog Signed Arithmetic