Verilog Regions