Verilog Port Declaration