Verilog Port Connection Rules