Verilog Packed Structure