Verilog Packed Struct