Verilog Packed Dimension Must Specify A Range