Verilog Packed Array Vs Unpacked Array