Verilog Packed Array Assignments