Verilog Packed Array Assignment In Python