Verilog Packed Array Assignment