Verilog Packed And Unpacked Arrays