Verilog Integer Vs Regular