Verilog Input Output Tables With Multiplying