Verilog Input Output Process Diagram