Verilog Input Output Process