Verilog Input Output Declaration Page