Verilog Input Output Declaration