Verilog Initialize Unpacked Array