Verilog Initialize Packed Array