Verilog Initialize 2d Array To 0