Verilog Initial Values Problems