Verilog Initial Values Not Feasible Stata